Jump to main content
Ultra-Low Power Arm® ARM926EJ-S™ Processor-Based MPU, 600 MHz, Camera, LCD, 2D Graphics, Dual 10/100 Ethernet, CAN, USB, QSPI, FLEXCOMs, AES, SHA
Search
Product Pages
SAM9X60
Home
3
Memories
3.6
DDR-SDRAM Controller (MPDDRC)
3.6.4
Product Dependencies, Initialization Sequence
Introduction
Reference Document
1
Overview
2
CPU and Interconnect
3
Memories
3.1
Overview
3.2
External Bus Interface (EBI)
3.3
Static Memory Controller (SMC)
3.4
Programmable Multibit Error Correction Code Controller (PMECC)
3.5
Programmable Multibit ECC Error Location Controller (PMERRLOC)
3.6
DDR-SDRAM Controller (MPDDRC)
3.6.1
Description
3.6.2
Embedded Characteristics
3.6.3
Block Diagram
3.6.4
Product Dependencies, Initialization Sequence
3.6.4.1
Interrupt Sources
3.6.4.2
Low-power DDR1-SDRAM Initialization
3.6.4.3
DDR2-SDRAM Initialization
3.6.5
Functional Description
3.6.6
Software Interface/SDRAM Organization, Address Mapping
3.6
Register Summary
3.7
SDRAM Controller (SDRAMC)
3.8
OTP Memory Controller (OTPC)
4
System Controller
5
Image Subsystem
6
Audio Subsystem
7
Security and Cryptography Subsystem
8
Connectivity Subsystem
9
USB Subsystem
10
Electrical and Mechanical Characteristics
11
Revision History
Microchip Information
3.6.4 Product Dependencies, Initialization Sequence
