19.1.2 Unlock Sequence
It is recommended that application code performs step 2 and 3 before step 5 and 6. The
unlock sequencer, however, only looks for step 5 and 6 to be atomic. For this sequence,
atomic means that there is no other activity on the peripheral bus between step 5 and 6.
Step 4 is only needed to ensure that the sequence starts from a known locked state.
- Suspend all other Peripheral Bus accesses.
- Load 0xAA996655 to CPU register X.
- Load 0x556699AA to CPU register Y.
- Store CPU register r0 to SYSKEY.
- Store CPU register X to SYSKEY.
- Store CPU register Y to SYSKEY.