5.1.1 CPU_SUBSET3_EXPECTED_RESULT

#define CPU_SUBSET3_EXPECTED_RESULT 0x96E5U