39.5.7 Debug Operation
When the CPU is halted in debug mode the SDADC will halt normal operation. The SDADC can be forced to continue operation
during debugging. Refer to DBGCTRL39.8.22 Debug Control for details.
When the CPU is halted in debug mode the SDADC will halt normal operation. The SDADC can be forced to continue operation
during debugging. Refer to DBGCTRL39.8.22 Debug Control for details.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.