This section describes registers of the L2 cache controller. For more information, see PolarFire SoC Device Register Map.