6.41.2 Status Register (SREG) and Boolean Formula
I | T | H | S | V | N | Z | C |
– | 0 | – | – | – | – | – | – |
- T
-
0
T bit cleared.
Example:
clt ; Clear T bit
- Words
- 1 (2 bytes)
Name | Cycles |
---|---|
AVRe | 1 |
AVRxm | 1 |
AVRxt | 1 |
AVRrc | 1 |
I | T | H | S | V | N | Z | C |
– | 0 | – | – | – | – | – | – |
0
T bit cleared.
Example:
clt ; Clear T bit
Name | Cycles |
---|---|
AVRe | 1 |
AVRxm | 1 |
AVRxt | 1 |
AVRrc | 1 |
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.