6.41.2 Status Register (SREG) and Boolean Formula

ITHSVNZC
0
T

0

T bit cleared.

Example:

      clt  ; Clear T bit
Words
1 (2 bytes)
Table 6-41. Cycles
NameCycles
AVRe1
AVRxm1
AVRxt1
AVRrc1