51.20 Configurable Logic Block (CLB) Graphs

Figure 51-131. I_DD vs V_DD (CLB Circuit Utilization > 50%, Asynchronous Design, No CLB Clock Frequency)

Figure 51-132. I_DD vs V_DD (CLB Circuit Utilization > 50%, Synchronous Design, Fixed CLB Input Switching)

DS40002671B

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.