1.6 Concurrent SPI and I²C transfer

When the SPI and I²C peripherals are operating concurrently under worst-case sustained stress conditions, an intermittent transfer failure may occur. The estimated incidence is approximately 1 failure per 10⁵ transfers.