33.8.4 Sampling Time Control

Name:	SAMPCTRL
Offset:	0x03
Reset:	0x00
Property:	Write-Protected


Bit	7	6	5	4	3	2	1	0
			SAMPLEN[5:0]
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bits 5:0 – SAMPLEN[5:0] Sampling Time Length

These bits control the ADC sampling time in number of half CLK_ADC cycles, depending of the prescaler value, thus controlling the ADC input impedance. Sampling time is set according to the equation:

Sampling time = (SAMPLEN + 1) \cdot (\frac{{CLK}_{ADC}}{2})

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.