24.8.5 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.
Name: INTENSET
Offset: 0x05
Reset: 0x00
Property: PAC Write-Protection

Bit 76543210 
        EW 
Access R/W 
Reset 0 

Bit 0 – EW Early Warning Interrupt Enable

Writing a '0' to this bit has no effect.


Writing a '1' to this bit sets the Early Warning Interrupt Enable bit, which enables the Early Warning interrupt.

ValueDescription
0 The Early Warning interrupt is disabled.
1 The Early Warning interrupt is enabled.