Jump to main content
SmartFusion 2 and IGLOO 2 FPGA Board and Layout Design Guidelines
Search
Home
Microchip Information
Introduction
1
Design Considerations
2
Layout Guidelines for SmartFusion 2 and IGLOO 2-Based Board Design
3
PCB Inspection Guidelines
4
Creating Schematic Symbols Using Cadence OrCAD Capture CIS for SmartFusion2 and IGLOO2 Designs
5
Board Design and Layout Checklist
6
Appendix A: Special Layout Guidelines—Crystal Oscillator
7
Appendix B: Stack-Up
8
Appendix C: Dielectric Material
9
Appendix D: Power Integrity Simulation Topology
10
Appendix E: X-Ray Inspection
11
Revision History
Microchip FPGA Support
Microchip Information
The Microchip Website
Product Change Notification Service
Customer Support
Microchip Devices Code Protection Feature
Legal Notice
Trademarks
Quality Management System
Worldwide Sales and Service
Microchip Information