19.13.6 Host Error Interrupt Disable Register
This register can only be written if the WPEN bit is cleared in the Write Protection Mode Register.
| Name: | MATRIX_MEIDR |
| Offset: | 0x0154 |
| Reset: | – |
| Property: | Write-only |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| MERR11 | MERR10 | MERR9 | MERR8 | ||||||
| Access | W | W | W | W | |||||
| Reset | – | – | – | – |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| MERR7 | MERR6 | MERR5 | MERR4 | MERR3 | MERR2 | MERR1 | MERR0 | ||
| Access | W | W | W | W | W | W | W | W | |
| Reset | – | – | – | – | – | – | – | – |
Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 – MERRx Host x Access Error
| Value | Description |
|---|---|
| 0 | No effect. |
| 1 | Disables Host x Access Error interrupt source. |