Jump to main content
Ultra-Low-Power Arm® Cortex®-A5 Core-Based MPU, Graphics Interface, Ethernet 10/100, IEEE®1588, CAN-FD, USB, AEC-Q100 Grade 2
Search
Home
66
Analog-to-Digital Controller (ADC)
66.6
Functional Description
66.6.13
Enhanced Resolution Mode and Digital Averaging Function
Description
Features
1
Configuration Summary
2
Block Diagram
3
Signal Description
4
Microchip Recommended Power Management Solutions
5
Automotive Quality Grade
6
Safety and Security Features
7
Pinout
8
Power Considerations
9
Memories
10
Event System
11
System Controller
12
Peripherals
13
Chip Identifier (CHIPID)
14
Cortex-A5 Processor (ARM)
15
L2 Cache Controller (L2CC)
16
Debug and Test Features
17
Standard Boot Strategies
18
CPU System Bus Matrix (CPUMX)
19
Matrix (H64MX/H32MX)
20
Special Function Registers (SFR)
21
Special Function Registers Backup (SFRBU)
22
Advanced Interrupt Controller (AIC)
23
Watchdog Timer (WDT)
24
Reset Controller (RSTC)
25
Shutdown Controller (SHDWC)
26
Periodic Interval Timer (PIT)
27
Real-time Clock (RTC)
28
System Controller Write Protection (SYSCWP)
29
Slow Clock Controller (SCKC)
30
Peripheral Touch Controller (PTC)
31
Low Power Asynchronous Receiver (RXLP)
32
Clock Generator
33
Power Management Controller (PMC)
34
Parallel Input/Output Controller (PIO)
35
External Memories
36
DDR-SDRAM Controller (MPDDRC)
37
Static Memory Controller (SMC)
38
DMA Controller (XDMAC)
39
LCD Controller (LCDC)
40
Ethernet MAC (GMAC)
41
USB Device High Speed Port (UDPHS)
42
USB Host High Speed Port (UHPHS)
43
Audio Class D Amplifier (CLASSD)
44
Inter-IC Sound Controller (I2SC)
45
Synchronous Serial Controller (SSC)
46
Two-wire Interface (TWIHS)
47
Flexible Serial Communication Controller (FLEXCOM)
48
Universal Asynchronous Receiver Transmitter (UART)
49
Serial Peripheral Interface (SPI)
50
Quad Serial Peripheral Interface (QSPI)
51
Secure Digital MultiMedia Card Controller (SDMMC)
52
Image Sensor Controller (ISC)
53
Controller Area Network (MCAN)
54
Timer Counter (TC)
55
Pulse Density Modulation Interface Controller (PDMIC)
56
Pulse Width Modulation Controller (PWM)
57
Secure Fuse Controller (SFC)
58
Integrity Check Monitor (ICM)
59
Advanced Encryption Standard Bridge (AESB)
60
Advanced Encryption Standard (AES)
61
Secure Hash Algorithm (SHA)
62
Triple Data Encryption Standard (TDES)
63
True Random Number Generator (TRNG)
64
Analog Comparator Controller (ACC)
65
Security Module (SECUMOD)
66
Analog-to-Digital Controller (ADC)
66.1
Description
66.2
Embedded Characteristics
66.3
Block Diagram
66.4
Signal Description
66.5
Product Dependencies
66.6
Functional Description
66.6.1
Analog-to-Digital Conversion
66.6.2
ADC Clock
66.6.3
ADC Reference Voltage
66.6.4
Conversion Resolution
66.6.5
Conversion Results
66.6.6
Conversion Results Format
66.6.7
Conversion Triggers
66.6.8
Sleep Mode and Conversion Sequencer
66.6.9
Comparison Window
66.6.10
Differential and Single-ended Input Modes
66.6.11
ADC Timings
66.6.12
Last Channel Specific Measurement Trigger
66.6.13
Enhanced Resolution Mode and Digital Averaging Function
66.6.13.1
Enhanced Resolution Mode
66.6.13.2
Averaging Function versus Trigger Events
66.6.14
Automatic Error Correction
66.6.15
Touchscreen
66.6.16
Asynchronous Partial Wake-Up
66.6.17
Buffer Structure
66.6.18
Fault Event
66.6.19
Register Write Protection
66.7
Register Summary
67
Electrical Characteristics
68
Mechanical Characteristics
69
Marking
70
Ordering Information
71
Revision History
Microchip Information
66.6.13 Enhanced Resolution Mode and Digital Averaging Function
