Jump to main content
PIC16F18013/14/23/24 Full-Featured 8/14-Pin Microcontrollers
Search
Product Pages
PIC16F18013
PIC16F18014
PIC16F18023
PIC16F18024
Home
41
DC and AC Characteristics Graphs and Tables
41.14
Power-On Reset Graphs
Introduction
PIC16F18076
Family Summary
Core Features
1
Packages
2
Pin Diagrams
3
Pin Allocation Tables
4
Guidelines for Getting Started with
PIC16F18076
Microcontrollers
5
Register and Bit Naming Conventions
6
Register Legend
7
Enhanced Mid-Range CPU
8
Device Configuration
9
Memory Organization
10
Resets
11
OSC - Oscillator Module
12
INT - Interrupts
13
Sleep Mode
14
WDT - Watchdog Timer
15
NVM - Nonvolatile Memory Control
16
I/O Ports
17
IOC - Interrupt-on-Change
18
PPS - Peripheral Pin Select Module
19
TMR0 - Timer0 Module
20
TMR1 - Timer1 Module with Gate Control
21
TMR2 - Timer2 Module
22
NCO - Numerically Controlled Oscillator Module
23
CCP - Capture/Compare/PWM Module
24
Capture, Compare, and PWM Timers Selection
25
PWM - Pulse-Width Modulation
26
PWM Timers Selection
27
CLC - Configurable Logic Cell
28
MSSP - Host Synchronous Serial Port Module
29
EUSART - Enhanced Universal Synchronous Asynchronous Receiver Transmitter
30
ADC - Analog-to-Digital Converter with Computation Module
31
DAC - Digital-to-Analog Converter Module
32
CMP - Comparator Module
33
FVR - Fixed Voltage Reference
34
Temperature Indicator Module
35
ZCD - Zero-Cross Detection Module
36
Charge Pump
37
Instruction Set Summary
38
ICSP™ - In-Circuit Serial Programming™
39
Register Summary
40
Electrical Specifications
41
DC and AC Characteristics Graphs and Tables
41.1
10-Bit Analog-to-Digital Converter (ADC) Graphs
41.2
Brown-Out Reset Graphs
41.3
Comparator Graphs
41.4
8-Bit Digital-to-Analog Converter (DAC) Graphs
41.5
Fixed Voltage Reference Graphs
41.6
HFINTOSC Error Graphs
41.7
HFINTOSC Wake From Sleep Graphs
41.8
I/O Rise/Fall Times Graphs
41.9
I
DD
Graphs
41.10
Input Buffer Graphs
41.11
I
PD
Graphs
41.12
LFINTOSC Graphs
41.13
OSCTUNE Graphs
41.14
Power-On Reset Graphs
41.15
V
OH
- V
OL
Graphs
41.16
Watchdog Timer Graphs
41.17
Weak Pull-Up Graphs
42
Packaging Information
43
Appendix A: Revision History
Microchip Information
41.14 Power-On Reset Graphs
Figure 41-50.
POR Release Voltage
Figure 41-51.
POR Rearm Voltage
