7.2.4 DDR/SDR I/O Calibration and DDR Voltage Reference