48.3.4 I/O Ports
Standard Operating Conditions (unless otherwise stated) | |||||||
---|---|---|---|---|---|---|---|
Param. No. | Sym. | Device Characteristics | Min. | Typ.† | Max. | Units | Conditions |
Input Low-Voltage | |||||||
VIL | I/O PORT: | ||||||
D300 |
|
— | — | 0.9 | V | ||
D302 |
|
— | — | 0.2 VDD | V | 2.0V ≤ VDD ≤ 5.5V | |
— | — | 0.2 VDDIOx | V | 2.0V ≤ VDDIOx ≤ 5.5V | |||
D303 |
|
— | — | 0.3 VDD | V | 2.0V ≤ VDD ≤ 5.5V | |
D304 |
|
— | — | 0.8 | V | 2.7V ≤ VDD ≤ 5.5V | |
D305 |
|
— | — | 0.8 | V | ||
D306 | MCLR | — | — | 0.2 VDD | V | ||
High/Low-Voltage | |||||||
VIH | I/O PORT: | ||||||
D320 |
|
1.3 | — | — | V | ||
D322 |
|
0.8 VDD | — | — | V | 2.0V ≤ VDD ≤ 5.5V | |
0.8 VDDIOx | — | — | V | 2.0V ≤ VDDIOx ≤ 5.5V | |||
D323 |
|
0.7 VDD | — | — | V | ||
D324 |
|
2.1 | — | — | V | 2.7V ≤ VDD ≤ 5.5V; 2.7V ≤ VDDIOx ≤ 5.5V | |
D325 |
|
1.35 | — | — | V | ||
D326 | MCLR | 0.7 VDD | — | — | V | ||
Input Leakage Current(1) | |||||||
D340 | IIL | All I/O Pins (VDD and MVIO domains) | — | ±5 | ±125 | nA |
VSS ≤ VPIN ≤ VDD (VDD domain); VSS ≤ VPIN ≤ +6.5V (MVIO domain); Pin at high-impedance, 85°C |
D341 | — | ±5 | ±1000 | nA |
VSS ≤ VPIN ≤ VDD (VDD domain); VSS ≤ VPIN ≤ +6.5V (MVIO domain); Pin at high-impedance, 125°C |
||
D342 | MCLR(2) | — | ±50 | ±200 | nA | VSS ≤ VPIN ≤ VDD, Pin at high-impedance, 85°C |
|
Weak Pull-up Current | |||||||
D350 | IPUR | 80 | 140 | 200 | μA | VDD = 3.0V, VPIN = VSS |
|
Output Low-Voltage | |||||||
D360 | VOL |
|
— | — | 0.6 | V | IOL = 10.0 mA, VPIN = 3.0V |
Output High-Voltage | |||||||
D370 | VOH |
|
VDD - 0.7 | — | — | V | VPIN = 3.0V; IOH = 6 mA |
VDDIOx - 0.7 | — | — | V | ||||
Load Capacitance | |||||||
D380 | CIO | All I/O Pins (VDD and MVIO domains) | — | 5 | 50 | pF | |
Input Capacitance | |||||||
D390 | CI | All I/O Pins (VDD and MVIO domains) | — | — | 5 | pF | |
† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note:
|