36.7.4 SPIxCLK

SPI Clock Selection Register

Name:	SPIxCLK
Address:	0x08C, 0x99


Bit	7	6	5	4	3	2	1	0
				CLKSEL[4:0]
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 – CLKSEL[4:0] SPI Clock Source Selection

Table 36-5. SPI CLK Source Selections
CLK	Selection
`11111 - 10011`	Reserved
`10010`	CLC8_OUT
`10001`	CLC7_OUT
`10000`	CLC6_OUT
`01111`	CLC5_OUT
`01110`	CLC4_OUT
`01101`	CLC3_OUT
`01100`	CLC2_OUT
`01011`	CLC1_OUT
`01010`	TU16B_OUT
`01001`	TU16A_OUT
`01000`	TMR4_Postscaler_OUT
`00111`	TMR4_Postscaler_OUT
`00110`	TMR2_Postscaler_OUT
`00101`	TMR0_OUT
`00100`	Clock Reference Output
`00011`	EXTOSC
`00010`	MFINTOSC (500 kHz)
`00001`	HFINTOSC
`00000`	F_OSC (System Clock)

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.