Document |
- Change of document style.
- New Microchip document number. Previous version was Atmel
document 42402 rev.E.
|
Device |
- Package UFBGA100 added.
- Colors and
legends in pinout diagrams updated.
- Editorial updates.
|
PAC - Peripheral Access Controller |
|
FREQM - Frequency Meter |
|
SUPC - Supply Controller |
- Register BOD12 is PAC Write-Protected and
Write-Synchronized.
- Editorial updates.
|
WDT - Watchdog Timer |
- Register CONFIG is not Enable-protected.
|
RTC - Real-Time Counter |
- Functional description of General Purpose registers added.
- Bit field position updated: CTRLB.ACTF, CTRLB.DEBF,
SYNCBUSY.GPn.
- Editorial
updates.
|
DMAC - Direct Memory Access Controller |
- STEPSIZE factor in SRAM register BTCTRL is based on beat size in
bytes.
- Editorial updates.
|
NVMCTRL - Nonvolatile Memory Controller |
- 16 region locks available.
|
PORT - I/O Pin Controller |
- Notes added:
PINCFG and PMUX registers are repeated per PORT group with
offset 0x80.
- Bit
PORT.CTRL.SAMPLING is write-only.
|
SERCOM USART - SERCOM Synchronous and Asynchronous Receiver and
Transmitter |
|
TC - Timer/Counter |
- Register representation re-organized.
- CTRLA.SWRST is write-only
- STATUS register is Read-Synchronized.
- Editorial updates.
|
TCC- Timer/Counter for Control Applications |
- Registers PER, PATT are Write-Synchronized.
- Bit fields in PATBYF register are 8 bit in size.
- Bit field TCC.DBGCTRL.FDDBD: Default ‘0’ is OCD fault protection
disabled.
|
TRNG - True Random Number Generator |
- Bit field DATA.DATA is R/W.
|
AES - Advanced Encryption Standard |
- Register DBGCTRL is not enable-protected.
- Editorial updates.
|
USB - Universal Serial Bus |
- Device STATUS register has reset value 0x40.
- Editorial updates.
|
CCL - Configurable Custom Logic |
|
PTC - Peripheral Touch Controller |
|
44 Electrical
Characteristics |
- FDPLL96M: Maximum FOUT 96MHz in PL2, and 48MHz in
PL0.
|
47 Schematic Checklist |
- Leave VLCD pin unconnected when the LCD controller is not
used.
- Editorial updates.
|
SAM L22 Errata |
New Errata:
- SERCOM: In USART autobaud mode, missing stop bits are not
recognized as inconsistent sync (ISF) or framing (FERR) errors.
Errata reference 13852
- EIC:
Changing the NMI configuration (CONFIGn.SENSEx) on the fly may
lead to a false NMI interrupt. Errata reference
15279
- ADC: Clock
request not going low in standby mode. Errata reference
15463
- PORT: PORT read/write attempts on non-implemented
registers, including addresses beyond the last implemented
register group (PA, PB, …) do not generate a PAC protection
error. Errata reference 15611
- TCC: Using dithering mode with external retrigger events
can lead to unexpected stretch of right aligned pulses, or
shrink of left aligned pulses. Errata reference
15625
- DMAC: When using more than one DMA channel and one of
them is w/linked descriptor, a fetch error can appear on this
channel. Errata reference 15670
- DMAC: When at least one channel w/linked descriptors is
already active, and the channel number of the channel being
enabled is lower than the channel already active, enabling
another DMA channel can result in a channel Fetch Error (FERR)
or an incorrect descriptor fetch. Errata reference
15683
- FDPLL: When changing on-the-fly the FDPLL ratio in
DPLLnRATIO register, STATUS.DPLLnLDRTO will not be set when the
ratio update will be completed. Errata reference
15753
|