36.5.10 I2CxCLK

I2C Clock Selection Register

Name:	I2CxCLK
Address:	0x01F9


Bit	7	6	5	4	3	2	1	0
				CLK[4:0]
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 – CLK[4:0] I2C Clock Selection

Table 36-6.
CLK	Selection
`11111 - 01111`	Reserved
`01110`	CLC4_out
`01101`	CLC3_out
`01100`	CLC2_out
`01011`	CLC1_out
`01010`	TU16B_OUT
`01001`	TU16A_OUT
`01000`	TMR4_Postscaler_OUT
`00111`	TMR2_Postscaler_OUT
`00110`	TMR0_OUT
`00101`	Clock Reference output
`00100`	EXTOSC
`00011`	MFINTOSC (500 kHz)
`00010`	HFINTOSC
`00001`	F_OSC
`00000`	F_OSC/4

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.