Jump to main content
10.2.3 DMA Control Registers Offset Name Bit Pos. 7 6 5 4 3 2 1 0 0x0ABC DMACON 15:8 DMAEN 7:0 PRSSEL 0x0ABE DMABUF 15:8 DMABUF[15:8] 7:0 DMABUF[7:0] 0x0AC0 DMAL 15:8 LADDR[15:8] 7:0 LADDR[7:0] 0x0AC2 DMAH 15:8 HADDR[15:8] 7:0 HADDR[7:0] 0x0AC4 DMACH0 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AC6 DMAINT0 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AC8 DMASRC0 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0ACA DMADST0 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0ACC DMACNT0 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0ACE DMACH1 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AD0 DMAINT1 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AD2 DMASRC1 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AD4 DMADST1 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AD6 DMACNT1 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AD8 DMACH2 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0ADA DMAINT2 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0ADC DMASRC2 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0ADE DMADST2 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AE0 DMACNT2 15:8 CNT[15:8] 7:0 CNT[7:0] 0x0AE2 DMACH3 15:8 Reserved NULLW RELOAD CHREQ 7:0 SAMODE[1:0] DAMODE[1:0] TRMODE[1:0] SIZE CHEN 0x0AE4 DMAINT3 15:8 DBUFWF CHSEL[6:0] 7:0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF HALFEN 0x0AE6 DMASRC3 15:8 SADDR[15:8] 7:0 SADDR[7:0] 0x0AE8 DMADST3 15:8 DADDR[15:8] 7:0 DADDR[7:0] 0x0AEA DMACNT3 15:8 CNT[15:8] 7:0 CNT[7:0]
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
