12.3.1 Data Memory Access Times
This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clkCPU cycles as described in the figure below.
This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clkCPU cycles as described in the figure below.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.