Jump to main content
9.1.5 Peripheral Dependencies Table 9-2. Peripherals Configuration Summary Peripheral
name Base
address NVIC IRQ
Index MCLK GCLK
Peripheral Channel Index (PCHCTRLx) PAC Peripheral
Identifier Index (WRCTRL. PERID) Events
(EVSYS) DMA Trigger
Source Index (CHCTRLB. TRIGSRC) H2PBx. NONSECy
index Power
Domain (CLKMSKx.y) CLKDIVx Generators (CHANNELn.
EVGEN) Users (USERm) Path Type H2PB0
Bridge Peripherals DSU 0x44000000 CLMSK0.0 (AHB) 0 0 1: DCC0 0.0 CORE_SW 2: DCC1 FCR 0x44002000 0: FCR CLMSK0.1 (AHB) 0 1 0.1 CORE_SW FCW 0x44004000 1: FCW CLMSK0.2 (AHB) 0 2 0.2 CORE_SW OSCCTRL 0x44006000 4: XOSCRDY CLKMSK0.6 (APB) 0 0: DFLL48M 6 2: XOSCFAIL 0.3 CORE_SW 4: XOSCFAIL 1: PLL 4: CLKFAIL 5: DFLLRDY 5: DFLLLOCK 5: DFLLOVF 5: DFLLUNF 5: DFLLRCS 5: DFLLFAIL 6: PLLLOCKR_0 6: PLLLOCKF_0 GCLK 0x44008000 CLKMSK0.8 (APB) 0 8 0.4 CORE_SW MCLK 0x4400A000 9: CKRDY CLKMSK0.9 (APB) 0 9 0.5 CORE_SW FREQM 0x4400C000 10: DONE CLKMSK0.10 (APB) 0 2: MSR0 10 4: DONE 0: START R 0.6 CORE_SW 10: WINMON 3: MSR1 5: WINMON 4: REF WDT 0x4400E000 11: EW_A CLKMSK0.11 (APB) 0 11 0.7 CORE_SW HMATRIX2 0x44010000 47: HMATRIX CLKMSK0.30 (AHB) 0 22 0.8 CORE_SW CLKMSK0.31 (APB) 0 IDAU 0x44012000 CLKMSK1.2 (APB) 0 24 0.9 CORE_SW EIC 0x44020000 CLKMSK0.13 (APB) 0 5: EIC 13 21: EXTINT0 0.16 CORE_SW 16: EXTINT0 22: EXTINT1 17: EXTINT1 23: EXTINT2 18: EXTINT2 24: EXTINT3 19: EXTINT3 25: EXTINT4 20: EXTINT4 26: EXTINT5 21: EXTINT5 27: EXTINT6 22: EXTINT6 28: EXTINT7 23: EXTINT7 29: EXTINT8 24: EXTINT8 30: EXTINT9 25: EXTINT9 31: EXTINT10 26: EXTINT10 32: EXTINT11 27: EXTINT11 33: EXTINT12 28: EXTINT12 34: EXTINT13 29: EXTINT13 35: EXTINT14 30: EXTINT14 36: EXTINT15 31: EXTINT15 32: NSCHK PAC 0x44022000 CLKMSK0.14 (APB) 0 14 0.17 CORE_SW MBISTINTF 0x44028000 CLKMSK0.18 (APB) 0 0.20 CORE_SW DCLK: 0.19 2 MCRAMC 0x4402C000 34: INT 16 0.22 CORE_SW CAN0 0x4402E000 35: INT0 CLKMSK0.23 (AHB) 0 6: CAN0 17 0.23 CORE_SW 36: INT1 37: BERR 37: DBG CAN1 0x44030000 38: INT0 CLKMSK0.24 (AHB) 0 7: CAN1 18 0.24 CORE_SW 39: INT1 40: BERR 40: DBG H2PB0 0x44032000 CLKMSK0.25 (AHB) 0 19 0.25 CORE_SW CLKMSK0.26 (APB) 0 H2PB1
Bridge Peripherals PORT 0x44800000 41: NSCHK0 CLKMSK0.27 (APB) 0 20 2: EV0 R 1.0 CORE_SW 41: NSCHK1 3: EV1 R 41: NSCHK2 4: EV2 R 41: NSCHK3 5: EV3 R DMAC 0x44802000 42: TCMPL0, SUSP0, TERR0 CLKMSK0.28 (AHB) 0 21 37: CH0 6: CH0 R 1.1 CORE_SW 43: TCMPL1, SUSP1, TERR1 40: CH3 9: CH3 R 44: TCMPL2, SUSP2, TERR2 45: TCMPL3, SUSP3, TERR3 46: TCMPL4, SUSP4 TERR4 46: TCMPL5, SUSP5, TERR5 46: TCMPL6, SUSP6, TERR6 46: TCMPL7, SUSP7, TERR7 BROMC 0x44804000 CLKMSK1.0 (AHB) 0 23 1.2 CORE_SW CLKMSK1.1 (APB) 0 EVSYS 0x44806000 48: EVD0 CLKMSK1.3 (APB) 0 8: CH0 25 1.3 CORE_SW 48: OVR0 9: CH1 49: EVD1 10: CH2 49: OVR1 11: CH3 50: EVD2 12: CH4 50: OVR2 13: CH5 51: EVD3 14: CH6 51: OVR3 15: CH7 52: EVD4 16: CH8 52: OVR4 17: CH9 53: EVD5 18: CH10 53: OVR5 19: CH11 54: EVD6 54: OVR6 55: EVD7 55: OVR7 56: EVD8 56: OVR8 57: EVD9 57: OVR9 58: EVD10 58: OVR10 59: EVD11 59: OVR11 SERCOM0 0x44808000 60: 6 CLKMSK1.4 (APB) 0 20: SLOW 26 4: RX 1.4 CORE_SW 61: 5 21: CORE 5: TX 62: 0 63: 1 64: 2 65: 3 66: 4 SERCOM1 0x4480A000 67: 6 CLKMSK1.5 (APB) 0 20: SLOW 27 6: RX 1.5 CORE_SW 68: 5 22: CORE 7: TX 69: 0 70: 1 71: 2 72: 3 73: 4 SERCOM2 0x4480C000 74: 6 CLKMSK1.6 (APB) 0 20: SLOW 28 8: RX 1.6 CORE_SW 75: 5 23: CORE 9: TX 76: 0 77: 1 78: 2 79: 3 80: 4 SERCOM3 0x4480E000 81: 6 CLKMSK1.7 (APB) 0 20: SLOW 29 10: RX 1.7 CORE_SW 82: 5 24: CORE 11: TX 83: 0 84: 1 85: 2 86: 3 87: 4 TCC0 0x44810000 88: DFS CLKMSK1.8 (APB) 0 25: TCC01 30 41: OVF 10: EV0 R 12: OVF 1.8 CORE_SW 88: ERR 42: TRG 11: EV1 R 13: MC0 88: FAULTA 43: CNT 12: MC0 R 14: MC1 88: FAULTB 44: MC0 13: MC1 R 88: FAULT0 45: MC1 88: FAULT1 88: OVF 88: UFS 89: CNT 89: TRG 90: MC0 91: MC1 TCC1 0x44812000 92: DFS CLKMSK1.9 (APB) 0 25: TCC01 31 46: OVF 14: EV0 R 15: OVF 1.9 CORE_SW 92: ERR 47: TRG 15: EV1 R 16: MC0 92: FAULTA 48: CNT 16: MC0 R 17: MC1 92: FAULTB 49: MC0 17: MC1 R 92: FAULT0 50: MC1 92: FAULT1 92: OVF 92: UFS 93: CNT 93: TRG 94: MC0 95: MC1 TCC2 0x44814000 96: DFS CLKMSK1.10 (APB) 0 26: TCC2 32 51: OVF 18: EV0 R 18: OVF 1.10 CORE_SW 96: ERR 52: TRG 19: EV1 R 19: MC0 96: FAULTA 53: CNT 20: MC0 R 20: MC1 96: FAULTB 54: MC0 21: MC1 R 96: FAULT0 55: MC1 96: FAULT1 96: OVF 96: UFS 97: CNT 97: TRG 98: MC0 99: MC1 TCC3 0x44816000 100: DFS CLKMSK1.11 (APB) 0 27: TCC3 33 56: OVF 22: EV0 R 21: OVF 1.11 CORE_SW 100: ERR 57: TRG 23: EV1 R 22: MC0 100: FAULTA 58: CNT 24: MC0 R 23: MC1 100: FAULTB 59: MC0 25: MC1 R 100: FAULT0 60: MC1 100: FAULT1 100: OVF 100: UFS 101: CNT 101: TRG 102: MC0 103: MC1 ADC 0x44818000 130: REQ0 CLKMSK1.17 (APB) 0 33: ADC 39 76: RESRDY 38: TRIG0 A 37: PFFRDY 1.12 CORE_SW 131: REQ1 77: CMP 39: TRIG1 A 40: TRIG2 A 41: TRIG3 A 42: TRIG4 A 43: TRIG5 A 44: TRIG6 A 45: TRIG7 A 46: TRIG8 A 47: TRIG9 A 48: TRIG10 A SERCOM4 0x44820000 104: 6 CLKMSK1.12 (APB) 0 28: CORE 34 24: RX 1.16 CORE_SW 105: 5 25: TX 106: 0 107: 1 108: 2 109: 3 110: 4 SERCOM5 0x44822000 111: 6 CLKMSK1.13 (APB) 0 29: CORE 35 26: RX 1.17 CORE_SW 112: 5 27: TX 113: 0 114: 1 115: 2 116: 3 117: 4 TCC4 0x44824000 118: DFS CLKMSK1.14 (APB) 0 30: TCC4 36 61: OVF 26: EV0 R 28: OVF 1.18 CORE_SW 118: ERR 62: TRG 27: EV1 R 29: MC0 118: FAULTA 63: CNT 28: MC0 R 30: MC1 118: FAULTB 64: MC0 29: MC1 R 118: FAULT0 65: MC1 118: FAULT1 118: OVF 118: UFS 119: CNT 119: TRG 120: MC0 121: MC1 TCC5 0x44826000 122: DFS CLKMSK1.15 (APB) 0 31: TCC5 37 66: OVF 30: EV0 R 31: OVF 1.19 CORE_SW 122: ERR 67: TRG 31: EV1 R 32: MC0 122: FAULTA 68: CNT 32: MC0 R 33: MC1 122: FAULTB 69: MC0 33: MC1 R 122: FAULT0 70: MC1 122: FAULT1 122: OVF 122: UFS 123: CNT 123: TRG 124: MC0 125: MC1 TCC6 0x44828000 126: DFS CLKMSK1.16 (APB) 0 32: TCC6 38 71: OVF 34: EV0 R 34: OVF 1.20 CORE_SW 126: ERR 72: TRG 35: EV1 R 35: MC0 126: FAULTA 73: CNT 36: MC0 R 36: MC1 126: FAULTB 74: MC0 37: MC1 R 126: FAULT0 75: MC1 126: FAULT1 126: OVF 126: UFS 127: CNT 127: TRG 128: MC0 129: MC1 AC 0x4482A000 132: COMP0 CLKMSK1.18 (APB) 0 34: AC 40 78: COMP0 49: SOC0 R 1.21 CORE_SW 132: COMP1 79: COMP1 50: SOC1 R 132: WIN0 80: WIN0 PTC 0x4482C000 133: EOC CLKMSK1.19 (APB) 0 35: PTC 41 81: EOC 51: DSEQR A 38: EOC 1.22 CORE_SW 133: WCOMP 82: WCOMP 52: STCONV A 39: SEQ 133: ACRRDY 40: WCOMP CCL0 0x4482E000 CLKMSK1.20 (APB) 0 36: CCL0 42 83: LUTOUT0 53: LUTIN0 R 1.23 CORE_SW 84: LUTOUT1 54: LUTIN1 R 85: LUTOUT2 55: LUTIN2 R 86: LUTOUT3 56: LUTIN3 R CCL1 0x44830000 CLKMSK1.21 (APB) 0 37: CCL1 43 87: LUTOUT0 57: LUTIN0 R 1.24 CORE_SW 88: LUTOUT1 58: LUTIN1 R 89: LUTOUT2 59: LUTIN2 R 90: LUTOUT3 60: LUTIN3 R USB 0x44832000 134: EORSMDNRSM CLKMSK1.22 (AHB) 0 0 38: USB 44 1.25 CORE_SW 134: EORSTRST CLKMSK1.23 (APB) 134: LPMDCONN 134: LPMSUSPDDISC 134: MSOF 134: RAMACER 134: RXSTPTXSTP7..0 134: STALL0STALL7..0 134: STALL17..10 134: SUSPEND 134: TRFAIL0TRFAIL7..0 134: TRFAIL1PERR7..0 134: UPRSM 134: WAKEUP 135: SOFHSOF 136: TRCPT17..00 PUF 0x44834000 140: PUF CLKMSK1.31 (APB) 0 49 41: PUFDI 1.26 CORE_SW 42: PUFDO H2PB1 0x44838000 CLKMSK1.25 (AHB) 0 46 1.28 CORE_SW CLKMSK1.26 (APB) 0 H2PB2
Bridge Peripherals PM 0x45000000 2: SLEEPRDY CLKMSK0.3 (APB) 1 3 2.0 CORE_SW SUPC 0x45002000 3: LVDDET CLKMSK0.4 (APB) 1 4 1: LVDET 2.1 CORE_SW 3: LVDRDY 3: ULDORDY 3: ULDOOVHEAT RSTC 0x45004000 CLKMSK0.5 (APB) 1 5 2.2 CORE_SW RTC 0x45006000 12: TAMPER CLKMSK0.12 (APB) 1 12 6: PER0 1: TAMPER A 3: TIMESTAMP 2.3 CORE_BU 13: OVF 7: PER1 14: PER7..0 8: PER2 15: CMP3..0 9: PER3 10: PER4 11: PER5 12: PER6 13: PER7 14: CMP0 15: CMP1 16: CMP2 17: CMP3 18: TAMPER 19: OVF 20: PERD OSC32KCTRL 0x45008000 7: XOSC32KRDY CLKMSK0.7 (APB) 1 7 3: XOSC32KFAIL 2.4 CORE_BU 8: XOSC32KFAIL TRAM 0x4500A000 33: ERR CLKMSK0.15 (APB) 1 15 2.5 CORE_BU 33: DRP H2PB2 0x4500E000 CLKMSK1.27 (AHB) 0 47 2.7 CORE_SW CLKMSK1.28 (APB) 1 HSM-Lite HSM-Lite 0x4F000000 139 CLKMSK1.30 (AHB) 0 48 CORE_SW
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
