37.5.6 Synchronization

Due to the asynchronicity between the main clock domain (CLK_CAN_SYS) and the peripheral clock domain (GCLK_CAN) some registers are synchronized when written. In order to achieve a stable function of the M_CAN peripheral, the CLK_CAN_SYS clock must be faster or equal to the GCLK_CAN clock