31.5 ADCGxA
Note:
Refer to the “Pin Allocation Table” for details about available pins per port.
| Name: | ADCGxA |
| Address: | 0x1D2E |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| CGA5 | CGA4 | CGA2 | CGA1 | CGA0 | |||||
| Access | R/W | R/W | R/W | R/W | R/W | ||||
| Reset | 0 | 0 | 0 | 0 | 0 |
| Name: | ADCGxA |
| Address: | 0x1D2E |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| CGA5 | CGA4 | CGA2 | CGA1 | CGA0 | |||||
| Access | R/W | R/W | R/W | R/W | R/W | ||||
| Reset | 0 | 0 | 0 | 0 | 0 |
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.