4.1 MPU and Memory Subsystem