16.9.3 Interrupt Enable Clear - MODE2
| Symbol | Description | Symbol | Description | Symbol | Description |
|---|---|---|---|---|---|
| R | Readable bit | HC | Cleared by Hardware | (Grey cell) | Unimplemented |
| W | Writable bit | HS | Set by Hardware | X | Bit is unknown at Reset |
| K | Write to clear | S | Software settable bit | — | — |
| Name: | INTENCLR |
| Offset: | 0x06 |
| Reset: | 0x00 |
| Property: | Write-Protected |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| OVF | SYNCRDY | ALARM0 | |||||||
| Access | R/W | R/W | R/W | ||||||
| Reset | 0 | 0 | 0 |
Bit 7 – OVF Overflow Interrupt Enable
Writing a zero to this bit has no effect.
Writing a one to this bit will clear the Overflow Interrupt Enable bit and disable the corresponding interrupt.
| Value | Description |
|---|---|
| 0 | The Overflow interrupt is disabled |
| 1 | The Overflow interrupt is enabled, and an interrupt request will be generated when the Overflow Interrupt flag is set |
Bit 6 – SYNCRDY Synchronization Ready Interrupt Enable
Writing a zero to this bit has no effect.
Writing a one to this bit will clear the Synchronization Ready Interrupt Enable bit and disable the corresponding interrupt.
| Value | Description |
|---|---|
| 0 | The Synchronization Ready interrupt is disabled |
| 1 | The Synchronization Ready interrupt is enabled, and an interrupt request will be generated when the Synchronization Ready Interrupt flag is set |
Bit 0 – ALARM0 Alarm 0 Interrupt Enable
Writing a zero to this bit has no effect.
Writing a one to this bit disables the Alarm 0 interrupt.
| Value | Description |
|---|---|
| 0 | The Alarm 0 interrupt is disabled |
| 1 | The Alarm 0 interrupt is enabled, and an interrupt request will be generated when the Alarm 0 Interrupt flag is set |