Libero® SoC v2021.3

1.3.3 Improved SmartPower Activity Annotation During VCD Import

Libero SoC v2021.3 improves the following SmartPower activity annotation capabilities when importing the VCD files.

Carry chain mapping is now considered when pre-layout VCDs are imported.
Improved importing of post-synthesis VCD when automatic glitch filtering is off.
Improved object mapping from system Verilog RTL to post-layout netlist to increase the efficiency of pre-layout VCD import.

For more information on importing VCD files, see the SmartPower User Guide.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.