Setting the
CONT bit automatically retriggers a new conversion cycle after updating the
ADACC register. That means the
GO bit remains set to generate automatic retriggering. If
SOI =
1, a threshold interrupt condition will clear the
GO bit and the conversion will stop.
