The write programming latches must already have been loaded using the Load Data for NVM command,
prior to issuing the Begin Internally Timed Programming command. Programming of the
addressed memory row will begin after this command is received. The lower LSbs of the
address are ignored. An internal timing mechanism executes the write. The user must
allow for the Erase/Write cycle time, TPINT, for the programming to complete,
prior to issuing the next command (see Figure 3-12).
After the programming cycle is complete, all the data latches are reset to
‘1’.Figure 3-13. Begin Internally Timed
Programming
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
