The transceiver configuration for the DisplayPort Tx implementation is shown in the following figure. The transceiver is configured in Tx only mode, in a 4-Lane configuration. The clock signal is carried by LANE0, while Lanes 1, 2 and 3 carry DisplayPort Tx output data.Figure 3-5. XCVR Interface Configuration
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
