20.9.2 TC0 Control Register B
Name: | TCCR0B |
Offset: | 0x45 |
Reset: | 0x00 |
Property: | When addressing as I/O Register: address offset is 0x25 |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
FOC0A | FOC0B | WGM0 [2] | CS0[2:0] | ||||||
Access | R/W | R/W | R/W | R/W | R/W | R/W | |||
Reset | 0 | 0 | 0 | 0 | 0 | 0 |
Bit 7 – FOC0A Force Output Compare A
The FOC0A bit is only active when the WGM bits specify a non-PWM mode.
To ensure compatibility with future devices, this bit must be set to zero when TCCR0B is written when operating in PWM mode. When writing a logical one to the FOC0A bit, an immediate Compare Match is forced on the Waveform Generation unit. The OC0A output is changed according to its COM0A[1:0] bits setting. The FOC0A bit is implemented as a strobe. Therefore it is the value present in the COM0A[1:0] bits that determines the effect of the forced compare.
A FOC0A strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR0A as TOP.
The FOC0A bit is always read as zero.
Bit 6 – FOC0B Force Output Compare B
The FOC0B bit is only active when the WGM bits specify a non-PWM mode.
To ensure compatibility with future devices, this bit must be set to zero when TCCR0B is written when operating in PWM mode. When writing a logical one to the FOC0B bit, an immediate Compare Match is forced on the Waveform Generation unit. The OC0B output is changed according to its COM0B[1:0] bits setting. The FOC0B bit is implemented as a strobe. Therefore it is the value present in the COM0B[1:0] bits that determines the effect of the forced compare.
A FOC0B strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR0B as TOP.
The FOC0B bit is always read as zero.
Bit 3 – WGM0 [2] Waveform Generation Mode
Bits 2:0 – CS0[2:0] Clock Select 0
The three Clock Select bits select the clock source to be used by the Timer/Counter.
CS0[2] | CS0[1] | CS0[0] | Description |
---|---|---|---|
0 | 0 | 0 | No clock source (Timer/Counter stopped). |
0 | 0 | 1 | clkI/O/1 (No prescaling) |
0 | 1 | 0 | clkI/O/8 (From prescaler) |
0 | 1 | 1 | clkI/O/64 (From prescaler) |
1 | 0 | 0 | clkI/O/256 (From prescaler) |
1 | 0 | 1 | clkI/O/1024 (From prescaler) |
1 | 1 | 0 | External clock source on T0 pin. Clock on falling edge. |
1 | 1 | 1 | External clock source on T0 pin. Clock on rising edge. |
If external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.