The flowcharts shown in this section provide examples for read and
write operations. A polling or interrupt method can be used to check the status bits. The
interrupt method requires that the Interrupt Enable register (FLEX_TWI_IER) be configured
first.
Figure 34-99. TWI Write Operation with Single Data Byte without Internal
AddressFigure 34-100. TWI Write Operation with Single Data Byte and Internal
AddressFigure 34-101. TWI Write Operation with Multiple Data Bytes with or without
Internal AddressFigure 34-102. SMBus Write Operation with Multiple Data Bytes with or
without Internal Address and PEC SendingFigure 34-103. SMBus Write Operation with Multiple Data Bytes with PEC and
Alternative Command ModeFigure 34-104. TWI Write Operation with Multiple Data Bytes and Read
Operation with Multiple Data Bytes (Sr)Figure 34-105. TWI Write Operation with Multiple Data Bytes + Read Operation
and Alternative Command Mode + PECFigure 34-106. TWI Read Operation with Single Data Byte without Internal
AddressFigure 34-107. TWI Read Operation with Single Data Byte and Internal
AddressFigure 34-108. TWI Read Operation with Multiple Data Bytes with or without
Internal AddressFigure 34-109. TWI Read Operation with Multiple Data Bytes with or without
Internal Address with PECFigure 34-110. TWI Read Operation with Multiple Data Bytes with Alternative
Command Mode with PECFigure 34-111. TWI Read Operation with Multiple Data Bytes + Write Operation
with Multiple Data Bytes (Sr)Figure 34-112. TWI Read Operation with Multiple Data Bytes + Write with
Alternative Command Mode with PEC
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.