15.2.1 Universal DDR-SDRAM Controller (UDDRC)

The UDDRC is a 5-port memory controller supporting DDR-SDRAM and low-power DDR devices. Data transfers are performed through a 16-bit data bus on one chip select. The memory interface operates with a 1.8V power supply for DDR2, 1.5V for DDR3, 1.35V for DDR3L, and 1.2V for LPDDR2 and LPDDR3.

For full details, refer to the sections Universal DDR-SDRAM Controller (UDDRC) and DDR/LPDDR Physical Interface (DDR3PHY).

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.