10.2.2 Interrupt Line Mapping

Each of the interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can have many interrupt flags, located in the peripheral’s Interrupt Flag Status and Clear (INTFLAG) register.

An interrupt flag is set when the interrupt condition occurs. Each interrupt in the peripheral can be individually enabled by writing a '1' to the corresponding bit in the peripheral’s Interrupt Enable Set (INTENSET) register, and disabled by writing '1' to the corresponding bit in the peripheral’s Interrupt Enable Clear (INTENCLR) register.

An interrupt request is generated from the peripheral when the interrupt flag is set and the corresponding interrupt is enabled.

Depending on their criticality, the interrupt requests for one peripheral are either ORed together on system level, generating one interrupt or directly connected to an NVIC interrupt lines. This is described in the table below.

An interrupt request will set the corresponding interrupt pending bit in the NVIC interrupt pending registers (SETPEND/CLRPEND bits in ISPR/ICPR).

For the NVIC to activate the interrupt, it must be enabled in the NVIC interrupt enable register (SETENA/CLRENA bits in ISER/ICER). The NVIC interrupt priority registers IPR0-IPR7 provide a priority field for each interrupt.

Module Source Line
EIC NMI - External Interrupt Control NMI NMI
PM - Power Manager SLEEPRDY 0
MCLK - Main Clock CKRDY 1
OSCCTRL - Oscillators Control XOSCFAIL0 2
XOSCRDY0
XOSCFAIL1 3
XOSCRDY1
DFLLLOCKC 4
DFLLLOCKF
DFLLOOB
DFLLRCS
DFLLRDY
DPLLLCKF0 5
DPLLLCKR0
DPLLLDRTO0
DPLLLTO0
DPLLLCKF1 6
DPLLLCKR1
DPLLLDRTO1
DPLLLTO1
OSC32KCTRL - 32 kHz Oscillators Control XOSC32KFAIL 7
XOSC32KRDY
SUPC - Supply Controller BOD33RDY 8
B33SRDY
VCORERDY
VREGRDY
BOD33DET 9
WDT - Watchdog Timer EW 10
RTC - Real-Time Counter CMP0 11
CMP1
CMP2
CMP3
OVF
PER0
PER1
PER2
PER3
PER4
PER5
PER6
PER7
TAMPER
ALARM0
ALARM1
EIC - External Interrupt Controller EXTINT 0 12
EXTINT 1 13
EXTINT 2 14
EXTINT 3 15
EXTINT 4 16
EXTINT 5 17
EXTINT 6 18
EXTINT 7 19
EXTINT 8 20
EXTINT 9 21
EXTINT 10 22
EXTINT 11 23
EXTINT 12 24
EXTINT 13 25
EXTINT 14 26
EXTINT 15 27
FREQM - Frequency Meter DONE 28
NVMCTRL - Non-Volatile Memory Controller(1) DONE 29
ADDRE
PROGE
LOCKE
ECCSE
ECCDE
NVME
SUSPE
SEESFULL 30
SEESOVF
SEEWRC
DMAC - Direct Memory Access Controller SUSP 0 31
TCMPL 0
TERR 0
SUSP 1 32
TCMPL 1
TERR 1
SUSP 2 33
TCMPL 2
TERR 2
SUSP 3 34
TCMPL 3
TERR 3
SUSP 4..31 35
TCMPL 4..31
TERR 4..31
EVSYS - Event System Interface EVD 0 36
OVR 0
EVD 1 37
OVR 1
EVD 2 38
OVR 2
EVD 3 39
OVR 3
EVD 4..11 40
OVR 4..11
PAC - Peripheral Access Controller ERR 41
RAM ECC SINGLEE 45
DUALE
SERCOM0 - Serial Communication Interface 0(1) 0 46
1 47
2 48
3 49
4
5
7
SERCOM1 - Serial Communication Interface 1(1) 0 50
1 51
2 52
3 53
4
5
7
SERCOM2 - Serial Communication Interface 2(1) 0 54
1 55
2 56
3 57
4
5
7
SERCOM3 - Serial Communication Interface 3(1) 0 58
1 59
2 60
3 61
4
5
7
SERCOM4 - Serial Communication Interface 4(1) 0 62
1 63
2 64
3 65
4
5
7
SERCOM5 - Serial Communication Interface 5(1) 0 66
1 67
2 68
3 69
4
5
7
SERCOM6 - Serial Communication Interface 6(1) 0 70
1 71
2 72
3 73
4
5
7
SERCOM7 - Serial Communication Interface 7(1) 0 74
1 75
2 76
3 77
4
5
7
CAN0 - Control Area Network 0 LINE 0 78
LINE 1
CAN1 - Control Area Network 1 LINE 0 79
LINE 1
USB - Universal Serial Bus EORSM/DNRSM 80
EORST/RST
LPM/DCONN
LPMSUSP/DDISC
MSOF
RAMACER
RXSTP/TXSTP 0..7
STALL0 STALL 0..7
STALL1 0..7
SUSPEND
TRFAIL0 TRFAIL 0..7
TRFAIL1 PERR 0..7
UPRSM
WAKEUP
SOF HSOF 81
TRCPT0 0..7 82
TRCPT1 0..7 83
GMAC - Ethernet MAC GMAC 84
WOL
TCC0 - Timer Counter Control 0 CNT 85
DFS
ERR
FAULTA
FAULTB
FAULT0
FAULT1
OVF
TRG
UFS
MC0 86
MC1 87
MC2 88
MC3 89
MC4 90
MC5 91
TCC1 - Timer Counter Control 1 CNT 92
DFS
ERR
FAULTA
FAULTB A
FAULT0
FAULT1
OVF
TRG
UFS
MC0 93
MC1 94
MC2 95
MC3 96
TCC2 - Timer Counter Control 2 CNT 97
DFS
ERR
FAULTA
FAULTB
FAULT0
FAULT1
OVF
TRG
UFS A
MC0 98
MC1 99
MC2 100
TCC3 - Timer Counter Control 3 CNT 101
DFS
ERR
FAULTA
FAULTB
FAULT0
FAULT1
OVF
TRG
UFS A
MC0 102
MC1 103
TCC4 - Timer Counter Control 4 CNT 104
DFS
ERR
FAULTA
FAULTB
FAULT0
FAULT1
OVF
TRG
UFS
MC0 105
MC1 106
TC0 - Basic Timer Counter 0 ERR A 107
MC 0
MC 1
OVF
TC1 - Basic Timer Counter 1 ERRA 108
MC0
MC1
OVF
TC2 - Basic Timer Counter 2 ERR 109
MC0
MC1
OVF
TC3 - Basic Timer Counter 3 ERR 110
MC0
MC1
OVF
TC4 - Basic Timer Counter 4 ERR 111
MC0
MC1
OVF
TC5 - Basic Timer Counter 5 ERR 112
MC0
MC1
OVF
TC6 - Basic Timer Counter 6 ERR 113
MC0
MC1
OVF
TC7 - Basic Timer Counter 7 ERR 114
MC0
MC1
OVF
PDEC - Position Decoder DIR 115
ERR
OVF
VLC
MC0 116
MC1 117
ADC0 - Analog Digital Converter 0 OVERRUN 118
WINMON
RESRDY 119
ADC1 - Analog Digital Converter 1 OVERRUN 120
WINMON
RESRDY 121
AC - Analog Comparators COMP 0 122
COMP 1
WIN 0
DAC - Digital-to-Analog Converter OVERRUN0 123
OVERRUN1
UNDERRUN0
UNDERRUN1
EMPTY0 124
EMPTY1 125
RESRDY0 126
RESRDY1 127
I2S - Inter-IC Sound Interface RXOR0 128
RXOR1
RXRDY0
RXRDY1
TXRDY0
TXRDY1
TXUR0
TXUR1
PCC - Parallel Capture Controller DRDY 129
OVRE
AES - Advanced Encryption Standard ENCCMP 130
GFMCMP
TRNG - True Random Generator DATARDY 131
ICM - Integrity Check Monitor All ICM Interrupts 132
PUKCC - Public-Key Cryptography Controller PUKCC 133
QSPI - Quad SPI interface RXC 134
DRC
TXC
ERROR
CSRISE
INSTREND
SDHC0 - SD/MMC Host Controller 0 All SDHC0 Interrupts 135
SDHC1 - SD/MMC Host Controller 1 All SDHC1 Interrupts 136
Note:
  1. The integer number specified in the source, refers to the respective bit position in the INTFLAG register of the respective peripheral.