Pin Allocation Tables

Table . 14-Pin Allocation Table
I/O	14-Pin PDIP SOIC TSSOP	ADCC (12-bit Differential)	10-bit DAC	Operational Amplifier	Comparator	ZCD	Timers	NCO	16-Bit PWM/ CCP	CWG	CLC	I²C/SPI	EUART	IOC	Interrupt	Basic
RA0	13	ANA0⁽⁵⁾	DACOUT1	OPA1IN3+ OPA1IN3- OPA1⁽¹⁾	C1IN0+	—	—	—	—	—	—	SS2⁽¹⁾	—	IOCA0	—	ICSPDAT ICDDAT
RA1	12	ANA1⁽⁵⁾ ADCREF+	DAC1REF0+ DAC2REF0+	—	C1IN0- CLP1IN0-	—	—	—	—	—	—	—	—	IOCA1	—	ICSPCLK ICDCLK
RA2	11	ANA2⁽⁵⁾ ADCREF-	DAC2REF0- DAC1REF0- DACOUT2	OPA1IN2+ OPA1IN2-	—	ZCD1	T0CKI⁽¹⁾	—	—	CWG1⁽¹⁾	—	—	—	IOCA2	INT⁽¹⁾	—
RA3	4	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	—	MCLR V_PP
RA4	3	ANA4⁽⁵⁾	—	—	—	—	T1G⁽¹⁾	—	—	—	—	—	—	IOCA4	—	CLKOUT OSC2 SOSCO
RA5	2	ANA5⁽⁵⁾	—	—	—	—	T1CKI⁽¹⁾ T2IN⁽¹⁾	—	PWM1ERS⁽¹⁾	—	CLCIN3⁽¹⁾	—	—	IOCA5	—	CLKIN OSC1 SOSCI
RC0	10	ANC0⁽⁵⁾	—	OPA1IN0+	CLP1IN0+	—	—	—	—	—	—	SCL1^(1,3,4) SCK1^(1,3,4)	CK2^(1,3)	IOCC0	—	—
RC1	9	ANC1⁽⁵⁾	—	OPA1IN0-	C1IN1- CLP1IN1-	—	T4IN⁽¹⁾	—	PWM2ERS⁽¹⁾	—	CLCIN2⁽¹⁾	SDA1^(1,3,4) SDI1^(1,3,4)	RX2⁽¹⁾ DT2^(1,3)	IOCC1	—	—
RC2	8	ANC2⁽⁵⁾ ADACT⁽¹⁾	—	OPA1OUT	C1IN2- CLP1IN2-	—	—	—	—	—	—	—	—	IOCC2	—	—
RC3	7	ANC3⁽⁵⁾	—	OPA1IN1+ OPA1IN1-	C1IN3- CLP1IN3-	—	—	—	PWMIN1⁽¹⁾ CCP2⁽¹⁾	—	CLCIN0⁽¹⁾	SS1⁽¹⁾	—	IOCC3	—	—
RC4	6	ANC4⁽⁵⁾	—	—	—	—	T3G⁽¹⁾	—	—	—	CLCIN1⁽¹⁾	SCL2^(1,3,4) SCK2^(1,3,4)	CK1^(1,3)	IOCC4	—	—
RC5	5	ANC5⁽⁵⁾	—	—	—	—	T3CKI⁽¹⁾	—	PWMIN0⁽¹⁾ CCP1⁽¹⁾	—	—	SDA2^(1,3,4) SDI2^(1,3,4)	RX1⁽¹⁾ DT1^(1,3)	IOCC5	—	—
V_DD	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_DD
V_SS	14	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_SS
OUT⁽²⁾	—	ADGRDA ADGRDB	—	—	CMP1 CMPLP1	—	TMR0	NCO1	PWM11 PWM12 PWM21 PWM22 CCP1 CCP2	CWG1A CWG1B CWG1C CWG1D	CLC1OUT CLC2OUT CLC3OUT CLC4OUT	SCL1 SCK1 SDA1 SDO1 SCL2 SCK2 SDA2 SDO2	TX1 DT1 CK1 TX2 DT2 CK2	—	—	CLKR
Note: This is a PPS remappable input signal. The input function may be moved from the default location shown to any PORTx pin. All output signals shown in this row are PPS remappable. This is a bidirectional signal. For normal operation, user software must map this signal to the same pin via the PPS input and PPS output registers. These pins can be configured for I²C or SMBus logic levels via the RxyI2C registers. The SCL1/SDA1 signals may be assigned to these pins for expected operation. PPS assignments of these signals to other pins will operate; however, the logic levels will be standard TTL/ST as selected by the INLVL register. This pin can be used as either a positive or negative analog input channel to the ADC.

Table . 20-Pin Allocation Table
I/O	20-Pin PDIP SOIC SSOP	20-Pin QFN	ADCC (12-bit Differential)	10-bit DAC	Operational Amplifier	Comparator	ZCD	Timers	NCO	16-Bit PWM/ CCP	CWG	CLC	I²C/SPI	EUSART	IOC	Interrupt	Basic
RA0	19	16	ANA0⁽⁵⁾	DACOUT1	OPA1IN3+ OPA1IN3- OPA1⁽¹⁾	C1IN0+	—	—	—	—	—	—	—	—	IOCA0	—	ICSPDAT ICDDAT
RA1	18	15	ANA1⁽⁵⁾ V_REF+(ADC)	DAC1REF0+ DAC2REF0+	—	C1IN0- CLP1IN0-	—	—	—	—	—	—	SS2⁽¹⁾	—	IOCA1	—	ICSPCLK ICDCLK
RA2	17	14	ANA2⁽⁵⁾ V_REF-(ADC)	DAC1REF0- DAC2REF0- DACOUT2	OPA1IN2+ OPA1IN2-	—	ZCD1	T0CKI⁽¹⁾	—	—	CWG1⁽¹⁾	CLCIN0⁽¹⁾	—	—	IOCA2	INT⁽¹⁾	—
RA3	4	1	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	—	MCLR V_PP
RA4	3	20	ANA4⁽⁵⁾	—	—	—	—	T1G⁽¹⁾	—	—	—	—	—	—	IOCA4	—	CLKOUT OSC2 SOSCO
RA5	2	19	ANA5⁽⁵⁾	—	—	—	—	T1CKI⁽¹⁾ T2IN⁽¹⁾	—	PWM1ERS⁽¹⁾	—	—	—	—	IOCA5	—	CLKIN OSC1 SOSCI
RB4	13	10	ANB4⁽⁵⁾	—	OPA1IN0-	—	—	—	—	—	—	CLCIN2⁽¹⁾	SDA1^(1,3,4) SDI1^(1,3,4)	—	IOCB4	—	—
RB5	12	9	ANB5⁽⁵⁾	—	OPA1IN0+	—	—	—	—	—	—	CLCIN3⁽¹⁾	SDA2^(1,3,4) SDI2^(1,3,4)	RX1⁽¹⁾ DT1^(1,3)	IOCB5	—	—
RB6	11	8	ANB6⁽⁵⁾	—	—	—	—	—	—	—	—	—	SCL1^(1,3,4) SCK1^(1,3,4)	—	IOCB6	—	—
RB7	10	7	ANB7⁽⁵⁾	—	—	—	—	—	—	—	—	—	SCL2^(1,3,4) SCK2^(1,3,4)	CK1^(1,3)	IOCB7	—	—
RC0	16	13	ANC0⁽⁵⁾	—	—	C2IN0+	—	—	—	—	—	—	—	CK2^(1,3)	IOCC0	—	—
RC1	15	12	ANC1⁽⁵⁾	—	—	C1IN1- CLP1IN1-	—	T4IN⁽¹⁾	—	PWM2ERS⁽¹⁾	—	—	—	RX2⁽¹⁾ DT2^(1,3)	IOCC1	—	—
RC2	14	11	ANC2⁽⁵⁾ ADACT⁽¹⁾	—	OPA1OUT	C1IN2- CLP1IN2-	—	—	—	—	—	—	—	—	IOCC2	—	—
RC3	7	4	ANC3⁽⁵⁾	—	OPA1IN1+ OPA1IN1-	C1IN3- CLP1IN3-	—	—	—	PWMIN1⁽¹⁾ CCP2⁽¹⁾	—	CLCIN1⁽¹⁾	—	—	IOCC3	—	—
RC4	6	3	ANC4⁽⁵⁾	—	—	—	—	T3G⁽¹⁾	—	—	—	—	—	—	IOCC4	—	—
RC5	5	2	ANC5⁽⁵⁾	—	—	—	—	T3CKI⁽¹⁾	—	PWMIN0⁽¹⁾ CCP1⁽¹⁾	—	—	—	—	IOCC5	—	—
RC6	8	5	ANC6⁽⁵⁾	—	—	—	—	—	—	—	—	—	SS1⁽¹⁾	—	IOCC6	—	—
RC7	9	6	ANC7⁽⁵⁾	—	—	—	—	—	—	—	—	—	—	—	IOCC7	—	—
V_DD	1	18	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_DD
V_SS	20	17	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_SS
OUT⁽²⁾	—	—	ADGRDA ADGRDB	—	—	CMP1 CMPLP1	—	TMR0	NCO1	PWM11 PWM12 PWM21 PWM22 CCP1 CCP2	CWG1A CWG1B CWG1C CWG1D	CLC1OUT CLC2OUT CLC3OUT CLC4OUT	SCL1 SCK1 SDA1 SDO1 SCL2 SCK2 SDA2 SDO2	TX1 DT1 CK1 TX2 DT2 CK2	—	—	CLKR
Note: This is a PPS remappable input signal. The input function may be moved from the default location shown to any PORTx pin. All output signals shown in this row are PPS remappable. This is a bidirectional signal. For normal operation, user software must map this signal to the same pin via the PPS input and PPS output registers. These pins can be configured for I²C or SMBus logic levels via the RxyI2C registers. The SCL1/SDA1 signals may be assigned to these pins for expected operation. PPS assignments of these signals to other pins will operate; however, the logic levels will be standard TTL/ST as selected by the INLVL register. This pin can be used as either a positive or negative analog input channel to the ADC.

Table . 28-Pin Allocation Table
I/O	28-Pin SPDIP SSOP	28-Pin VQFN	ADCC (12-bit Differential)	10-bit DAC	Operational Amplifier	Comparator	ZCD	Timers	NCO	16-Bit PWM/ CCP	CWG	CLC	I²C/SPI	EUSART	IOC	Interrupt	Basic
RA0	2	27	ANA0	—	OPA1⁽¹⁾	C1IN0- CLP1IN0-	—	—	—	—	—	CLCIN0⁽¹⁾	—	—	IOCA0	—	—
RA1	3	28	ANA1⁽⁵⁾	—	OPA1OUT OPA2IN1+ OPA2IN1-	C1IN1- CLP1IN1-	—	—	—	—	—	CLCIN1⁽¹⁾	—	—	IOCA1	—	—
RA2	4	1	ANA2 V_REF- (ADC)	DAC1REF0- DACOUT1	OPA1IN0+ OPA1IN0-	C1IN0+ CLP1IN0+	—	—	—	—	—	—	—	—	IOCA2	—	—
RA3	5	2	ANA3⁽⁵⁾ V_REF+ (ADC)	DAC1REF0+	—	C1IN1+	—	—	—	—	—	—	—	—	IOCA3	—	—
RA4	6	3	ANA4	—	OPA1IN1+ OPA1IN1-	—	—	T0CKI⁽¹⁾	—	—	—	—	—	—	IOCA4	—	—
RA5	7	4	ANA5⁽⁵⁾	—	OPA1IN2+ OPA1IN2-	—	—	—	—	—	—	—	SS1⁽¹⁾	—	IOCA5	—	—
RA6	10	7	ANA6⁽⁵⁾	—	—	—	—	—	—	—	—	—	—	—	IOCA6	—	CLKOUT OSC2
RA7	9	6	ANA7	—	—	—	—	—	—	—	—	—	—	—	IOCA7	—	CLKIN OSC1
RB0	21	18	ANB0⁽⁵⁾	DAC2REF0+	—	CLP1IN1+	ZCD1	—	—	—	CWG1⁽¹⁾	—	SS2⁽¹⁾	—	IOCB0	INT⁽¹⁾	—
RB1	22	19	ANB1	—	OPA2OUT OPA1IN3+ OPA1IN3-	C1IN3- CLP1IN3-	—	—	—	—	—	—	SCL2^(1,3,4) SCK2^(1,3,4)	—	IOCB1	—	—
RB2	23	20	ANB2⁽⁵⁾	—	OPA2IN3+ OPA2IN3-	—	—	—	—	—	—	—	SDA2^(1,3,4) SDI2^(1,3,4)	—	IOCB2	—	—
RB3	24	21	ANB3	—	OPA2IN2+ OPA2IN2-	C1IN2- CLP1IN2-	—	—	—	—	—	—	—	—	IOCB3	—	—
RB4	25	22	ANB4⁽⁵⁾ ADACT⁽¹⁾	—	OPA2IN0+ OPA2IN0-	—	—	—	—	—	—	—	—	—	IOCB4	—	—
RB5	26	23	ANB5	DAC2REF0-	—	—	—	T1G⁽¹⁾	—	—	—	—	—	—	IOCB5	—	—
RB6	27	24	ANB6⁽⁵⁾	—	—	—	—	—	—	—	—	CLCIN2⁽¹⁾	—	CK2^(1,3)	IOCB6	—	ICSPCLK ICDCLK
RB7	28	25	ANB7	DACOUT2	OPA2IN4-⁽⁶⁾	—	—	T6IN⁽¹⁾	—	—	—	CLCIN3⁽¹⁾	—	RX2⁽¹⁾ DT2^(1,3)	IOCB7	—	ICSPDAT ICDDAT
RC0	11	8	ANC0	—	—	—	—	T1CKI⁽¹⁾ T3CKI⁽¹⁾ T3G⁽¹⁾	—	—	—	—	—	—	IOCC0	—	SOSCO
RC1	12	9	ANC1⁽⁵⁾	—	—	—	—	—	—	PWMIN1⁽¹⁾ CCP2⁽¹⁾	—	—	—	—	IOCC1	—	SOSCI
RC2	13	10	ANC2	—	—	—	—	—	—	PWMIN0⁽¹⁾ CCP1⁽¹⁾	—	—	—	—	IOCC2	—	—
RC3	14	11	ANC3⁽⁵⁾	—	—	—	—	T2IN⁽¹⁾	—	PWM1ERS⁽¹⁾	—	—	SCL1^(1,3,4) SCK1^(1,3,4)	—	IOCC3	—	—
RC4	15	12	ANC4	—	—	—	—	—	—	—	—	—	SDA1^(1,3,4) SDI1^(1,3,4)	—	IOCC4	—	—
RC5	16	13	ANC5	—	OPA3IN0+	—	—	T4IN⁽¹⁾	—	PWM2ERS⁽¹⁾	—	—	—	—	IOCC5	—	—
RC6	17	14	ANC6⁽⁵⁾	—	OPA3OUT	—	—	—	—	—	—	—	—	CK1^(1,3)	IOCC6	—	—
RC7	18	15	ANC7	—	—	—	—	—	—	—	—	—	—	RX1⁽¹⁾ DT1^(1,3)	IOCC7	—	—
RE3	1	26	—	—	—	—	—	—	—	—	—	—	—	—	IOCE3	—	MCLR V_PP
V_DD	20	17	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_DD
V_SS	8 19	5 16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_SS
OUT⁽²⁾	—	—	ADGRDA ADGRDB	—	—	CMP1 CMPLP1	—	TMR0	NCO1	PWM11 PWM12 PWM21 PWM22 CCP1 CCP2	CWG1A CWG1B CWG1C CWG1D	CLC1OUT CLC2OUT CLC3OUT CLC4OUT	SCL1 SCK1 SDA1 SDO1 SCL2 SCK2 SDA2 SDO2	TX1 DT1 CK1 TX2 DT2 CK2	—	—	CLKR
Note: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to the PPS input table in the device data sheet for details on which PORT pins may be used for this signal. All output signals shown in this row are PPS remappable. This is a bidirectional signal. For normal operation, user software must map this signal to the same pin via the PPS input and PPS output registers. These pins can be configured for I²C or SMBus logic levels via the RxyI2C registers. The SCL1/SDA1 signals may be assigned to these pins for expected operation. PPS assignments of these signals to other pins will operate; however, the logic levels will be standard TTL/ST as selected by the INLVL register. This pin can be used as either a positive or negative analog input channel to the ADC. This input is only for Operational Amplifier resistor ladder.

Table . 40/44-Pin Allocation Table
I/O	40-Pin PDIP	40-Pin QFN	44-Pin TQFP	ADCC (12-bit Differential)	10-bit DAC	Operational Amplifier	Comparator	ZCD	Timers	NCO	16-Bit PWM/ CCP	CWG	CLC	I²C/SPI	EUSART	IOC	Interrupt	Basic
RA0	2	17	19	ANA0	—	OPA1⁽¹⁾	C1IN0- CLP1IN0-	—	—	—	—	—	CLCIN0⁽¹⁾	—	—	IOCA0	—	—
RA1	3	18	20	ANA1⁽⁵⁾	—	OPA1OUT OPA2IN1+ OPA2IN1-	C1IN1- CLP1IN1-	—	—	—	—	—	CLCIN1⁽¹⁾	—	—	IOCA1	—	—
RA2	4	19	21	ANA2 V_REF- (ADC)	DAC1REF0- DACOUT1	OPA1IN0+ OPA1IN0-	C1IN0+ CLP1IN0+	—	—	—	—	—	—	—	—	IOCA2	—	—
RA3	5	20	22	ANA3⁽⁵⁾ V_REF+ (ADC)	DAC1REF0+	—	C1IN1+	—	—	—	—	—	—	—	—	IOCA3	—	—
RA4	6	21	23	ANA4	—	OPA1IN1+ OPA1IN1-	—	—	T0CKI⁽¹⁾	—	—	—	—	—	—	IOCA4	—	—
RA5	7	22	24	ANA5⁽⁵⁾	—	OPA1IN2+ OPA1IN2-	—	—	—	—	—	—	—	SS1⁽¹⁾	—	IOCA5	—	—
RA6	14	29	31	ANA6⁽⁵⁾	—	—	—	—	—	—	—	—	—	—	—	IOCA6	—	CLKOUT OSC2
RA7	13	28	30	ANA7	—	—	—	—	—	—	—	—	—	—	—	IOCA7	—	CLKIN OSC1
RB0	33	8	8	ANB0⁽⁵⁾	DAC2REF0+	—	CLP1IN1+	ZCD1	—	—	—	CWG1⁽¹⁾	—	SS2⁽¹⁾	—	IOCB0	INT⁽¹⁾	—
RB1	34	9	9	ANB1	—	OPA2OUT OPA1IN3+ OPA1IN3-	C1IN3- CLP1IN3-	—	—	—	—	—	—	SCL2^(1,3,4) SCK2^(1,3,4)	—	IOCB1	—	—
RB2	35	10	10	ANB2⁽⁵⁾	—	OPA2IN3+ OPA3IN3-	—	—	—	—	—	—	—	SDA2^(1,3,4) SDI2^(1,3,4)	—	IOCB2	—	—
RB3	36	11	11	ANB3	—	OPA2IN2+ OPA2IN2-	C1IN2- CLP1IN2-	—	—	—	—	—	—	—	—	IOCB3	—	—
RB4	37	12	14	ANB4⁽⁵⁾ ADACT⁽¹⁾	—	OPA2IN0+ OPA2IN0-	—	—	—	—	—	—	—	—	—	IOCB4	—	—
RB5	38	13	15	ANB5	DAC2REF0-	—	—	—	T1G⁽¹⁾	—	—	—	—	—	—	IOCB5	—	—
RB6	39	14	16	ANB6⁽⁵⁾	—	—	—	—	—	—	—	—	CLCIN2⁽¹⁾	—	CK2^(1,3)	IOCB6	—	ICSPCLK ICDCLK
RB7	40	15	17	ANB7	DACOUT2	OPA2IN4-⁽⁶⁾	—	—	T6IN⁽¹⁾	—	—	—	CLCIN3⁽¹⁾	—	RX2⁽¹⁾ DT2^(1,3)	IOCB7	—	ICSPDAT ICDDAT
RC0	15	30	32	ANC0	—	—	—	—	T1CKI⁽¹⁾ T3CKI⁽¹⁾ T3G⁽¹⁾	—	—	—	—	—	—	IOCC0	—	SOSCO
RC1	16	31	35	ANC1⁽⁵⁾	—	—	—	—	—	—	PWMIN1⁽¹⁾ CCP2⁽¹⁾	—	—	—	—	IOCC1	—	SOSCI
RC2	17	32	36	ANC2	—	—	—	—	—	—	PWMIN0⁽¹⁾ CCP1⁽¹⁾	—	—	—	—	IOCC2	—	—
RC3	18	33	37	ANC3⁽⁵⁾	—	—	—	—	T2IN⁽¹⁾	—	PWM1ERS⁽¹⁾	—	—	SCL1^(1,3,4) SCK1^(1,3,4)	—	IOCC3	—	—
RC4	23	38	42	ANC4	—	—	—	—	—	—	—	—	—	SDA1^(1,3,4) SDI1^(1,3,4)	—	IOCC4	—	—
RC5	24	39	43	ANC5	—	OPA3IN0+	—	—	T4IN⁽¹⁾	—	PWM2ERS⁽¹⁾	—	—	—	—	IOCC5	—	—
RC6	25	40	44	ANC6⁽⁵⁾	—	OPA3OUT OPA4IN1+ OPA4IN1-	—	—	—	—	—	—	—	—	CK1^(1,3)	IOCC6	—	—
RC7	26	1	1	ANC7	—	OPA3IN0-	—	—	—	—	—	—	—	—	RX1⁽¹⁾ DT1^(1,3)	IOCC7	—	—
RD0	19	34	38	AND0	—	OPA4IN0+	—	—	—	—	—	—	—	—	—	—	—	—
RD1	20	35	39	AND1	—	OPA4OUT	—	—	—	—	—	—	—	—	—	—	—	—
RD2	21	36	40	AND2⁽⁵⁾	—	OPA4IN0-	—	—	—	—	—	—	—	—	—	—	—	—
RD3	22	37	41	AND3⁽⁵⁾	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD4	27	2	2	AND4	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD5	28	3	3	AND5⁽⁵⁾	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD6	29	4	4	AND6	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RD7	30	5	5	AND7⁽⁵⁾	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RE0	8	23	25	ANE0	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RE1	9	24	26	ANE1⁽⁵⁾	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RE2	10	25	27	ANE2	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RE3	1	16	18	—	—	—	—	—	—	—	—	—	—	—	—	IOCE3	—	MCLR V_PP
V_DD	11 32	7 26	7 28	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_DD
V_SS	12 31	6 27	6 29	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V_SS
OUT⁽²⁾	—	—	—	ADGRDA ADGRDB	—	—	CMP1 CMPLP1	—	TMR0	NCO1	PWM11 PWM12 PWM21 PWM22 CCP1 CCP2	CWG1A CWG1B CWG1C CWG1D	CLC1OUT CLC2OUT CLC3OUT CLC4OUT	SCL1 SCK1 SDA1 SDO1 SCL2 SCK2 SDA2 SDO2	TX1 DT1 CK1 TX2 DT2 CK2	—	—	CLKR
Note: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to the PPS input table in the device data sheet for details on which PORT pins may be used for this signal. All output signals shown in this row are PPS remappable. This is a bidirectional signal. For normal operation, user software must map this signal to the same pin via the PPS input and PPS output registers. These pins can be configured for I²C or SMBus logic levels via the RxyI2C registers. The SCL1/SDA1 signals may be assigned to these pins for expected operation. PPS assignments of these signals to other pins will operate; however, the logic levels will be standard TTL/ST as selected by the INLVL register. This pin can be used as either a positive or negative analog input channel to the ADC. This input is only for Operational Amplifier resistor ladder.