20.14.4 TMRxGATE

Timer Gate Source Selection Register

Name:	TMRxGATE
Offset:	0xFD1,0xFCB,0xFC5


Bit	7	6	5	4	3	2	1	0
					GSS[3:0]
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 3:0 – GSS[3:0] Timer Gate Source Selection bits

Table 20-5. Timer Gate Signal Selection
GSS	Gate Source
GSS	Timer1	Timer3	Timer5
`1111`	Reserved	Reserved	Reserved
`1110`	ZCDOUT	ZCDOUT	ZCDOUT
`1101`	CMP2OUT	CMP2OUT	CMP2OUT
`1100`	CMP1OUT	CMP1OUT	CMP1OUT
`1011`	PWM4OUT	PWM4OUT	PWM4OUT
`1010`	PWM3OUT	PWM3OUT	PWM3OUT
`1001`	CCP2OUT	CCP2OUT	CCP2OUT
`1000`	CCP1OUT	CCP1OUT	CCP1OUT
`0111`	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)
`0110`	TMR5 overflow	TMR5 overflow	Reserved
`0101`	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)
`0100`	TMR3 overflow	Reserved	TMR3 overflow
`0011`	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)
`0010`	Reserved	TMR1 overflow	TMR1 overflow
`0001`	TMR0 overflow	TMR0 overflow	TMR0 overflow
`0000`	Pin selected by T1GPPS	Pin selected by T3GPPS	Pin selected by T5GPPS

Reset States:

POR/BOR = 0000

All Other Resets = uuuu

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.