1 Device Utilization and Performance

The following table lists the device utilization used for ADC Scaling.

Table 1-1. ADC Scaling Utilization
Device DetailsResourcesPerformance (MHz)RAMsMath BlocksChip Globals
FamilyDeviceLUTsDFFLSRAMμSRAM
PolarFire® SoCMPFS250T1951382000010
PolarFireMPF300T1951382000010
SmartFusion® 2M2S1501951382000010
Important:
  1. The data in this table is captured using typical synthesis and layout settings. CDR reference clock source was set to Dedicated with other configurator values unchanged.
  2. Clock is constrained to 200 MHz while running the timing analysis to achieve the performance numbers.