27.6 Register Summary - CCP Control


Offset	Name	Bit Pos.	7	5	4	3
0x00 ... 0x040B	Reserved
0x040C	CCPR1	7:0	CCPR[7:0]
0x040C	CCPR1	15:8	CCPR[15:8]
0x040E	CCP1CON	7:0	EN	OUT	FMT	MODE[3:0]
0x040F	CCP1CAP	7:0				CTS[3:0]
0x0410	CCPR2	7:0	CCPR[7:0]
0x0410	CCPR2	15:8	CCPR[15:8]
0x0412	CCP2CON	7:0	EN	OUT	FMT	MODE[3:0]
0x0413	CCP2CAP	7:0				CTS[3:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.