17.6.8.4 Initialization, Enabling, Disabling and Resetting

The FDPLL96M is enabled by writing a one to the Enable bit in the DPLL Control A register (DPLLCTRLA.ENABLE). The FDPLL96M is disabled by writing a zero to DPLLCTRLA.ENABLE. The frequency of the FDPLL96M output clock CK is stable when the module is enabled and when the DPLL Lock Status bit in the DPLL Status register (DPLLSTATUS.LOCK) bit is set. When DPLLCTRLB.LTIME is different from 0, a user defined lock time is used to validate the lock operation. In this case the lock time is constant. If DPLLCTRLB.LTIME is reset, the lock signal is linked with the status bit of the DPLL, the lock time vary depending on the filter selection and final target frequency.

When DPLLCTRLB.WUF is set, the wake up fast mode is activated. In that mode, the clock gating cell is enabled at the end of the startup time. At that time, the final frequency is not stable as it is still in the acquisition period, but it allows saving several milliseconds. After first acquisition, DPLLCTRLB.LBYPASS indicates if the Lock signal is discarded from the control of the clock gater generating the output clock CLK_FDPLL96M.

Table 17-4. CLK_FDPLL96M Behavior from Start-up to First Edge Detection.
WUF LTIME CLK_FDPLL96M Behavior
00Normal Mode: First Edge when lock is asserted
0Not Equal To ZeroLock Timer Timeout mode: First Edge when the timer downcounts to 0.
1XWake Up Fast Mode: First Edge when CK is active (start-up time)
Table 17-5. CLK_FDPLL96M behavior after First Edge detection.
LBYPASS CLK_FDPLL96M Behavior
0Normal Mode: the CLK_FDPLL96M is turned off when lock signal is low.
1Lock Bypass Mode: the CLK_FDPLL96M is always running, lock is irrelevant.
Figure 17-3. CK and CLK_FDPLL96M Off Mode to Running Mode
Figure 17-4. CK and CLK_FDPLL96M Off Mode to Running Mode when Wake-Up Fast is Activated
Figure 17-5. CK and CLK_FDPLL96M Running Mode to Off Mode