26.3 Block Diagram

Figure 26-5. DMA Controller Top Block Diagram