44.6.4 Operating Conditions
- The DAC voltage reference must be below VDDANA.
- The maximum conversion rate of 1MSPS can be achieved only if VDDANA is above 2.4V.
- The frequency of GCLK_DAC must be equal or lower than 12MHz (corresponding to 1MSPS).
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.