15.8.5 APBB Clock Select

Name: APBBSEL
Offset: 0x0A
Reset: 0x00
Property: Write-Protected

Bit 76543210 
      APBBDIV[2:0] 
Access R/WR/WR/W 
Reset 000 

Bits 2:0 – APBBDIV[2:0] APBB Prescaler Selection

These bits define the division ratio of the APBB clock prescaler (2n).

APBBDIV[2:0]NameDescription
0x0DIV1Divide by 1
0x1DIV2Divide by 2
0x2DIV4Divide by 4
0x3DIV8Divide by 8
0x4DIV16Divide by 16
0x5DIV32Divide by 32
0x6DIV64Divide by 64
0x7DIV128Divide by 128