2.1 Allowing specific system-wide interrupts