The PLC reception circuit used in PL460-EK (see Figure 3-12) is the reference design for the reception stage, and it is composed of
the following:
Single-pole low pass filter, R21 and
C11.
Automatic Gain Control (AGC) circuit.
A resistor, R24, is used to attenuate the incoming PLC signal in case its amplitude
is high enough to exceed the input dynamic range of the embedded ADC.
A resistor, R22, for impedance
matching.
DC decoupling capacitor, C10.
Figure 3-12. PL460 Reception Stage
Schematic
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
