13.5.3 Block Diagram

The generation of Peripheral Clock signals (GCLK_PERIPH) and the Main Clock (GCLK_MAIN) can be seen in Device Clocking Diagram.

Figure 13-12. Device Clocking Diagram

The GCLK block diagram is shown below:

Figure 13-13. Generic Clock Controller Block Diagram