32.3 Block Diagram

The MPDDRC is partitioned in two blocks (see figure below):

An Interconnect Matrix block that manages concurrent accesses on the system bus between 4 system bus hosts and integrates an arbiter
A DDR Controller that translates system bus requests (read/write) in the DDR-SDRAM protocol
Figure 32-1. Block Diagram

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.