Jump to main content
Arm® Arm926EJ-S™ Processor-Based MPU, 800 MHz, MIPI DSI® or CSI-2, LVDS, RGB, 2D Graphics, Gigabit Ethernet with TSN, CAN-FD, Octal/Quad SPI, Crypto, PUF
Search
Product Pages
SAM9X70
SAM9X72
SAM9X75
Home
8
Connectivity Subsystem
8.3
Flexible Serial Communication Controller (FLEXCOM)
8.3.9
TWI Functional Description
8.3.9.3
Host Mode
8.3.9.3.1
Definition
Introduction
Reference Document
1
Overview
2
CPU and Interconnect
3
Memories
4
System Controller
5
Image Subsystem
6
Audio Subsystem
7
Security and Cryptography Subsystem
8
Connectivity Subsystem
8.1
Overview
8.2
Ethernet MAC (GMAC)
8.3
Flexible Serial Communication Controller (FLEXCOM)
8.3.1
Description
8.3.2
Embedded Characteristics
8.3.3
Block Diagram
8.3.4
I/O Lines Description
8.3.5
Product Dependencies
8.3.6
Register Accesses
8.3.7
USART Functional Description
8.3.8
SPI Functional Description
8.3.9
TWI Functional Description
8.3.9.1
Transfer Format
8.3.9.2
Modes of Operation
8.3.9.3
Host Mode
8.3.9.3.1
Definition
8.3.9.3.2
Programming Host Mode
8.3.9.3.3
Transfer Speed/Bit Rate
8.3.9.3.4
Host Transmitter Mode
8.3.9.3.5
Host Receiver Mode
8.3.9.3.6
Internal Address
8.3.9.3.7
Repeated Start
8.3.9.3.8
Bus Clear Command
8.3.9.3.9
SMBus Mode
8.3.9.3.10
SMBus Quick Command (Host Mode Only)
8.3.9.3.11
TWI High-Speed Host
8.3.9.3.12
Alternative Command
8.3.9.3.13
Handling Errors in Alternative Command
8.3.9.3.14
Read/Write Flowcharts
8.3.9.4
Multi-Host Mode
8.3.9.5
Client Mode
8.3.9.6
TWI FIFOs
8.3.9.7
TWI Comparison Function on Received Character
8.3.9.8
Sniffer Mode
8.3.9.9
TWI Register Write Protection
8.3.10
Register Summary
8.4
Quad Serial Peripheral Interface (QSPI)
8.5
Secure Digital MultiMedia Card Controller (SDMMC)
8.6
Controller Area Network (MCAN)
8.7
Timer Counter (TC)
8.8
Pulse Width Modulation Controller (PWM)
9
USB Subsystem
10
Electrical and Mechanical Characteristics
11
Revision History
Microchip Information
8.3.9.3.1 Definition
The host is the device that starts a transfer, generates a clock and stops it.
