2.9.3 ADC has Increased Linearity Error When Using the Gain Stage Above 500 ksps
The INL error for the gain stage is increased to above 20 LSB for a sampling speed exceeding 500 ksps.
Work Around
None.
Affected Silicon Revisions
Rev. L |
X |
The INL error for the gain stage is increased to above 20 LSB for a sampling speed exceeding 500 ksps.
None.
Rev. L |
X |
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.