6.2.6.21.1 Active Display Timing Mode

The following figure shows active display timing for 24-bit output data. This output format can be used only for an LVDS or MIPI output interface.

Figure 6-26. Active Display Timing

Figure 6-27. Active Display Serial RGB Timing

Figure 6-28. Vertical Synchronization Timing (part 1)

Figure 6-29. Vertical Synchronization Timing (part 2)

Figure 6-30. DISP Signal Timing Diagram

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.