25.3.2.2 Clock Generation

The clock used for shifting and sampling data bits is generated either internally by the fractional baud rate generator or externally from the XCK input to the AUX0 pin.

Figure 25-3. Clock Generation Logic Block Diagram